## Instruction Set

The AD SP-21xx assembly language uses an algebraic syntax for ease of coding and readability. The sources and destinations of computations and data movements are written explicitly in each assembly statement, eliminating cryptic assembler mnemonics.

Every instruction assembles into a single 24-bit word and executes in a single cycle. T he instructions encompass a wide variety of instruction types along with a high degree of
operational parallelism. There are five basic categories of instructions: data move instructions, computational instructions, multifunction instructions, program flow control instructions and miscellaneous instructions. M ultifunction instructions perform one or two data moves and a computation.

The instruction set is summarized below. The A D SP-2100 F amily U sers $M$ anual contains a complete reference to the instruction set.

## ALU Instructions

| [IF cond] AR\|AF | $\begin{aligned} & =\text { xop + yop }[+C] ; \\ & =\text { xop - yop }[+C-1] ; \\ & =\text { yop - xop }[+C-1] ; \\ & =\text { xop AND yop; } \\ & =\text { xop OR yop; } \\ & =\text { xop XOR yop ; } \\ & =\text { PASS xop ; } \\ & =- \text { xop ; } \\ & =\text { NOT xop ; } \\ & =\text { ABS xop; } \\ & =\text { yop +1; } \\ & =\text { yop -1; } \\ & =\text { DIVS yop, xop ; } \\ & =\text { DIVQ xop ; } \end{aligned}$ | Add/Add with Carry <br> Subtract $X-Y /$ Subtract $X-Y$ with B orrow <br> Subtract $Y$ - X /Subtract $Y$ - X with B orrow <br> AND <br> OR <br> XOR <br> Pass, Clear <br> $N$ egate <br> NOT <br> A bsolute V alue <br> Increment <br> D ecrement <br> Divide |
| :---: | :---: | :---: |

## MAC Instructions

```
[IF cond] MR|MF = xop * yop;
= MR + xop * yop;
= M R - xop * yop ;
= MR;
= 0;
```

IF MV SAT MR ;

## Shifter Instructions

| [IF cond] | SR $=\left[\begin{array}{lll}\text { SR OR }\end{array}\right]$ | ASHIFT xop |
| :---: | :---: | :---: |
| [IF cond] | $S R=\left[\begin{array}{ll}\text { SR OR }\end{array}\right]$ | LSHIFT xop; |
|  | SR $=$ [SR OR] | ASHIFT xop BY <exp>; |
|  | $S R=\left[\begin{array}{lll}\text { SR OR }\end{array}\right]$ | LSHIFT xop BY <exp>; |
| [IF cond] | SE = EXP xop |  |
| [IF cond] | $S B=E X P A D J$ |  |
| [IF cond] | $S R=[S R$ OR $]$ | NORM xop |

## Data Move Instructions

reg = reg;
reg $=<$ data $>$;
reg = DM (<addr>) ;
dreg = DM (Ix, M y) ;
dreg = PM (Ix, M y) ;
DM (<addr>) = reg;
DM (Ix, M y) = dreg;
PM (Ix, M y) = dreg;

M ultiply
M ultiply/A ccumulate
M ultiply/Subtract
T ransfer M R
Clear
Conditional M R Saturation

A rithmetic Shift
L ogical Shift
A rithmetic Shift Immediate
L ogical Shift Immediate
D erive Exponent
Block Exponent A djust
N ormalize

Register-to-R egister M ove
L oad Register Immediate
D ata M emory Read (D irect A ddress)
D ata M emory Read (Indirect A ddress)
Program M emory R ead (Indirect A ddress)
D ata M emory W rite ( D irect A ddress)
D ata M emory W rite (Indirect A ddress)
Program M emory W rite (Indirect Address)

## Multifunction Instructions

```
<ALU>| <M AC>| <SHIFT> , dreg = dreg;
<ALU>| <MAC>| <SHIFT>, dreg=DM (Ix,My);
<ALU>| <MAC>1<SHIFT>, dreg = PM (Ix,My);
DM (Ix,M y) = dreg, <ALU > < <MAC>| <SHIFT> ;
PM (Ix,M y) = dreg, <ALU>| <M AC> < <SHIFT> ;
dreg=DM (Ix,M y) , dreg = PM (Ix,M y);
<ALU >| <M AC > , dreg = DM (Ix,M y), dreg=PM (Ix,M y);
```

Computation with R egister-to-R egister M ove
Computation with M emory Read
Computation with M emory Read
C omputation with M emory W rite
Computation with M emory W rite
Data \& Program M emory Read
ALU/M AC with D ata \& Program M emory Read

## ADSP-21xx

## Program Flow Instructions

| DO <addr> [UNTIL term]; | D o U ntil Loop |
| :---: | :---: |
| [IF cond] JUMP (Ix) ; | Jump |
| [IF cond] JUM P <addr>; |  |
| [IF cond] CALL (Ix) ; | Call Subroutine |
| [IF cond] CALL <addr>; |  |
| IF [NOT ] FLAG_IN JUMP <addr>; | Jump/Call on FlagIn Pin |
| IF [NOT ] FLAG IN CALL <addr>; |  |
| [IF cond] SET\|RESET|TOGGLE FLAG_OUT [, ...] ; | M odify Flag Out Pin |
| [IF cond] RTS ; | R eturn from Subroutine |
| [IF cond] RTI; | R eturn from Interrupt Service R outine |
| IDLE [(n)]; | Idle |

## Miscellaneous Instructions

NOP;
No O peration
MODIFY (Ix, My);
[PU SH STS] [, POP CNTR][,POP PC][,POP LOOP]; Stack Contro
ENA|DIS SEC REG [,...] ; M ode Control
BIT_REV
AV LATCH
$A R^{-}{ }^{-} A T$
M_MODE
TIMER
G_MODE

## Notation Conventions

Ix Index registers for indirect addressing
M y M odify registers for indirect addressing
<data> Immediate data value
<addr> Immediate address value
<exp> Exponent (shift value) in shift immediate instructions (8-bit signed number)
$<A L U>\quad$ Any ALU instruction (except divide)
<M AC> Any multiply-accumulate instruction
<SHIFT> Any shift instruction (except shift immediate)
cond $\quad$ Condition code for conditional instruction
term Termination code for DO UNTIL loop
dreg $\quad$ Data register (of ALU, M AC , or Shifter)
reg Any register (including dregs)
; A semicolon terminates the instruction
, Commas separate multiple operations of a single instruction
[ ] Optional part of instruction
[,...] Optional, multiple operations of an instruction
option1 | option2 List of options; choose one.

## Assembly Code Example

The following example is a code fragment that performs the filter tap update for an adaptive filter based on a least-mean-squared algorithm. $N$ otice that the computations in the instructions are written like algebraic equations.
adapt:

```
```

```
MF=MX0 * MY1 (RND), MX0=DM(I2,M1); {MF=error*beta}
```

```
MF=MX0 * MY1 (RND), MX0=DM(I2,M1); {MF=error*beta}
MR=MX0 * MF (RND), AY0=PM(I6,M5);
MR=MX0 * MF (RND), AY0=PM(I6,M5);
DO adapt UNTIL CE;
DO adapt UNTIL CE;
    AR=MR1+AY0, MX0=DM(I2,M1), AY0=PM(I6,M7);
    AR=MR1+AY0, MX0=DM(I2,M1), AY0=PM(I6,M7);
```

    PM(I6,M6)=AR, MR=MX0 * MF (RND);
    ```
```

    PM(I6,M6)=AR, MR=MX0 * MF (RND);
    ```
```

MODIFY(I2,M3);

```
MODIFY(I2,M3);
{Point to oldest data}
{Point to oldest data}
MODIFY(I6,M7); {Point to start of data}
```

MODIFY(I6,M7); {Point to start of data}

```
```

