Instruction Set

The ADSP-21xx assembly language uses an algebraic syntax for ease of coding and readability. The sources and destinations of computations and data movements are written explicitly in each assembly statement, eliminating cryptic assembler mnemonics.

Every instruction assembles into a single 24-bit word and executes in a single cycle. The instructions encompass a wide variety of instruction types along with a high degree of

=

=

ALU Instructions

[IF cond] AR | AF

xop - yop [+ C- 1]; yop - xop [+ C-1]; = xop AND yop; xop OR yop; = xop XOR yop ; = PASS xop; = - xop ; = NOT xop ; = ABS xop ; = yop + 1; = yop - 1; = DIVS yop, xop ; = DIVQ xop;

xop + yop [+ C];

MAC Instructions

[IF cond] MR | MF = xop * yop ; Multiply MR + xop * yop ; Multiply/Accumulate = MR - xop * yop ; Multiply/Subtract = MR : Transfer MR Clear 0; = IF MV SAT MR ; Conditional MR Saturation

Shifter Instructions

[IF cond] SR = [SR OR] ASHIFT xop; [IF cond] SR = [SR OR] LSHIFT xop;SR = [SR OR] ASHIFT xop BY <exp>; SR = [SR OR] LSHIFT xop BY <exp>; SE = EXP xop ;[IF cond] SB = EXPADJ xop[IF cond] [IF cond] SR = [SR OR] NORM xop;

Data Move Instructions

reg = reg;reg = <data>; reg = DM (< addr >);dreg = DM (Ix, My); dreg = PM (Ix, My);DM (< addr >) = reg;DM (Ix, My) = dreg;PM(Ix, My) = dreg;

Multifunction Instructions

<ALU>|<MAC>|<SHIFT>, dreg = dreg; $\langle ALU \rangle | \langle MAC \rangle | \langle SHIFT \rangle$, dreg = DM (Ix, My); $\langle ALU \rangle | \langle MAC \rangle | \langle SHIFT \rangle$, dreg = PM (Ix, My); DM (Ix , My) = dreg , $\langle ALU \rangle |\langle MAC \rangle |\langle SHIFT \rangle ;$ $PM (Ix, My) = dreg, \langle ALU \rangle | \langle MAC \rangle | \langle SHIFT \rangle;$ dreg = DM (Ix, My), dreg = PM (Ix, My); $\langle ALU \rangle | \langle MAC \rangle$, dreg = DM (Ix , My) , dreg = PM (Ix , My) ; operational parallelism. There are five basic categories of instructions: data move instructions, computational instructions, multifunction instructions, program flow control instructions and miscellaneous instructions. Multifunction instructions perform one or two data moves and a computation.

The instruction set is summarized below. The ADSP-2100 Family Users Manual contains a complete reference to the instruction set.

Arithmetic Shift Logical Shift Arithmetic Shift Immediate Logical Shift Immediate Derive Exponent Block Exponent Adjust Normalize

Add/Add with Carry

AND

XOR

Negate

NÕT

Pass, Clear

Increment

Decrement

Divide

Absolute Value

OR

Subtract X – Y/Subtract X – Y with Borrow

Subtract Y - X/Subtract Y - X with Borrow

Register-to-Register Move Load Register Immediate Data Memory Read (Direct Address) Data Memory Read (Indirect Address) Program Memory Read (Indirect Address) Data Memory Write (Direct Address) Data Memory Write (Indirect Address) Program Memory Write (Indirect Address)

> Computation with Register-to-Register Move Computation with Memory Read Computation with Memory Read Computation with Memory Write Computation with Memory Write Data & Program Memory Read ALU/MAC with Data & Program Memory Read

ADSP-21xx

Program Flow Instructions

DO <addr> [UNTIL term]; Do Until Loop [IF cond] JUMP (Ix); Jump [IF cond] JUMP <addr>; [IF cond] CALL (Ix); Call Subroutine [IF cond] CALL <addr>; IF [NOT] FLAG_IN JUMP <addr>; Jump/Call on Flag In Pin IF [NOT] FLAG_IN CALL <addr>; [IF cond] SET | RESET | TOGGLE FLAG_OUT [, ...]; Modify Flag Out Pin [IF cond] RTS ; Return from Subroutine [IF cond] RTI; **Return from Interrupt Service Routine** IDLE [(n)]; Idle

Miscellaneous Instructions

NOP ; MODIFY (Ix , My); [PUSH STS] [, POP CNTR] [, POP PC] [, POP LOOP] ; ENA|DIS SEC_REG [, ...] ; BIT_REV AV_LATCH AR_SAT M_MODE TIMER G_MODE

Notation Conventions

Totation conventions	
Ix	Index registers for indirect addressing
My	Modify registers for indirect addressing
<data></data>	Immediate data value
<addr></addr>	Immediate address value
<exp></exp>	Exponent (shift value) in shift immediate instructions (8-bit signed number)
<alu></alu>	Any ALU instruction (except divide)
<mac></mac>	Any multiply-accumulate instruction
<shift></shift>	Any shift instruction (except shift immediate)
cond	Condition code for conditional instruction
term	Termination code for DO UNTIL loop
dreg	Data register (of ALU, MAC, or Shifter)
reg	Any register (including dregs)
;	A semicolon terminates the instruction
,	Commas separate multiple operations of a single instruction
[]	Optional part of instruction
[,]	Optional, multiple operations of an instruction
option1 option2	List of options; choose one.

Assembly Code Example

The following example is a code fragment that performs the filter tap update for an adaptive filter based on a least-mean-squared algorithm. Notice that the computations in the instructions are written like algebraic equations.

No Operation

Stack Control

Mode Control

Modify Address Register

```
MF=MX0*MY1(RND), MX0=DM(12,M1); {MF=error*beta}
MR=MX0*MF(RND), AY0=PM(16,M5);
D0 adapt UNTIL CE;
AR=MR1+AY0, MX0=DM(12,M1), AY0=PM(16,M7);
adapt: PM(16,M6)=AR, MR=MX0*MF(RND);
MODIFY(12,M3); {Point to oldest data}
MODIFY(16,M7); {Point to start of data}
```

REV. B